Pull up transistor folding
نویسندگان
چکیده
We develop a polynomial time algorithm for the pull up transistor assignment problem and show that the interval selection and interval selection with pull up transistor assignment problems are N P hard. Heuristics for these problems are proposed and compared with that proposed in 1111.
منابع مشابه
A CMOS Buffer Without Short-Circuit Power Consumption
A new CMOS buffer without short-circuit power consumption is proposed. The gatedriving signal of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The HSPICE simulation results verified the operation of the proposed buffer and showed the power-delay product is a...
متن کاملBDDs and transistor networks with minimum pull-up/pull-down chains
In this paper we describe a new BDD-based method to generate cell level networks with minimum length pull-up and pull-down chains. The use of disjoint NMOS and PMOS planes allows simplifications through unateness and nodes duplication leading to faster networks that respect the Lower Bound of serial switches in a transistor network (LB) [1]. A set of tricks to build networks from BDDs is also p...
متن کاملA CMOS Buffer without Short Circuit Power Consumption for Low Power Application
A new CMOS buffer without short-circuit power consumption is proposed. In this work, the gate-driving signal of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The TSPICE simulations are used to verify the operation of the buffer. It is observed that the power...
متن کاملLow-voltage Analog CMOS Filter Design
Design techniques for low-voltage analog TUters In CMOS technologies are discussed. The use of OTA-C implementation techniques towards low power supply voltages (3 V and below) requires special source degeneration and input signal folding techniques. Firstly, design techniques to achieve Pull CMOS continuous-time filters with low distortlon (Total harmonic distortion c -50 dB) and low power sup...
متن کاملDesign & Optimization of Finfet Based Schmitt Trigger Using Leakage Reduction Techniques
In this proposed work we are applying valuable power gating schemes to FinFET based Schmitt trigger to enhance its performance by reducing the leakage current in standby mode (off-state mode). The power gating schemes like Sleep Transistor approach and Multi-Threshold CMOS (MTCMOS) and Double-Threshold CMOS (DTCMOS) have been analysed and simulated which shows the tremendous reduction in the le...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 9 شماره
صفحات -
تاریخ انتشار 1990